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In this paper, we demonstrate high electron mobility In 0.53 Ga 0.47 As quantum-well metal oxide semiconductor field effect transistor (MOSFET) structures. The Al 2 O 3 (gate dielectric)/ In 0.53 Ga 0.47 As-In 0.52 Al 0.48 As (barrier)/In 0.53 Ga 0.47 As (channel) structures were fabricated, and the mobility was obtained by Hall measurements. The structures with in-situ chemical vapor deposition (CVD) Al 2 O 3 displayed higher mobility than identical structures fabricated with in situ atomic layer deposition Al 2 O 3 , which indicates that CVD process resulted in a lower Al 2 O 3 / In 0.53 Ga 0.47 As interfacial defect density. A gate bias was applied to the structure with CVD Al 2 O 3 , and a peak mobility of 9243 cm 2 /V s at a carrier density of 2.7 Â 10 12 cm À2 was demonstrated for the structure with a 4 nm In 0.53 Ga 0.47 As-In 0.52 Al 0. 48 As barrier. A model based on internal phonon scattering and interfacial defect coulomb scattering was developed to explain the experimental data and predict the mobility of In 0.53 Ga 0.47 As MOSFET structures. In x Ga 1Àx As alloys, due to their superior electron mobility, are promising candidates for n-type metal-oxide-semiconductor field effect transistors (MOSFETs). However, for typical MOSFET structures, the need for doping in the channel and the direct contact of the channel and gate dielectric lead to carrier scattering that reduces carrier mobility and overall device speed. Radosavljevic et al. demonstrated a high performance In x Ga 1Àx As quantum-well MOSFET with an undoped channel and a barrier layer in between the channel and the gate dielectric.
1 GaN based quantum-well MOSFETs were also extensively studied by Ye's group. 2, 3 For such quantum-well MOSFET structures, while the barrier layer reduces scattering effect and gives higher carrier mobility, it also increases the equivalent oxide thickness, which is undesirable. Nagaiah et al. reported on their analysis of channel mobility in In 0.77 Ga 0.23 As quantum-well MOSFET structures. 4 This model can be generally used to predict the mobility of quantum-well MOSFET structures limited by the gate dielectric/semiconductor interface quality.
II. EXPERIMENTAL
The In 0.53 Ga 0.47 As quantum-well MOSFET structures were deposited on semi-insulating InP(001) substrates in a Thomas Swan/AIXTRON low pressure metal-organic chemical vapor deposition (MOCVD) system with a close-coupled showerhead design. The III-V compound epitaxy was conducted in the CVD mode and the gate dielectric Al 2 O 3 was deposited in-situ in either the ALD mode 10 or the CVD mode.
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Trimethylgallium (TMGa), trimethylaluminum (TMAl), trimethylindium (TMIn), arsine (AsH 3 ), and phosphine (PH 3 ) were used as the precursors for the III-V compound epitaxy, disilane (Si 2 H 6 ) was used for the n-type modulated doping, and TMAl and isopropyl alcohol (IPA) were used for the deposition of Al 2 O 3 . High-purity N 2 was used for both the carrier gas and the purge gas. III-V compound epitaxy was conducted with a susceptor temperature of 650 C with a chamber pressure of 100 Torr. V/III ratio was optimized to be 23 to give the highest mobility for the In 0.53 Ga 0.47 As channel deposition. After the III-V compound epitaxy sequence, under an AsH 3 overpressure, the temperature was ramped down to a growth temperature of Al 2 O 3 , which was 370 C for ALD and 500 C for CVD, and a chamber pressure was ramped down to 50 Torr. For the ALD mode and 0.15 Torr, respectively. The in-situ Al 2 O 3 deposition ensures that the III-V compound surfaces were never exposed to air prior to deposition of the gate dielectric.
The Hall mobility was measured by either the Van der Paul method or the Hall bar method. For ungated structures, a Van der Paul configuration was used; for gated hall structures, a Hall bar configuration was used. To form the ohmic contacts, Al 2 O 3 in the contact area was etched away with a one minute buffered oxide etch, after which Au/Ge/Ni layers were deposited by e-beam evaporation followed by a 30 s 450 C rapid thermal annealing. To form the gate contacts, Al was deposited by thermal evaporation, and no thermal annealing was applied afterwards. Based on the sample dimensions, for the Van der Pauw configuration the Hall measurement error is approximated to be 7.5% (Ref. 12 ) and for the Hall bar configuration the error is around 12.7%. 13 Fig. 1(a) is an illustration of In 0.53 Ga 0.47 As quantumwell MOSFET structures fabricated in this study. A thin (0.3 nm) In 0.53 Ga 0.47 As interlayer between the InP epi and In 0.52 Al 0.48 As buffer was deposited to improve the surface morphology. Fig. 1(b) gives the band diagram of the quantum-well MOSFET structures. The electrons confined in the InGaAs channel layer mainly contribute to the transport.
III. RESULTS AND DISCUSSION
As discussed in our previous paper, 9 semiconductor phonon scattering and coulomb scattering from interfacial charged defects are two dominant scattering processes, which determine the channel mobility for such quantum-well structures. In this work, a model, which includes the above two scattering mechanisms, was developed to calculate the channel mobility. For the modeling, the temperature condition was assumed to be at 300 K. The charged interfacial defects were assumed to be precisely at the Al 2 O 3 / In 0.53 Ga 0.47 As interface with a two-dimensional (2D) density of N c it , which can be approximated as , and E F . This requires a better understanding of the types of interfacial traps by techniques such as x-ray photoelectron spectroscopy or surface potential fluctuation method.
14 For structures without the gate metal, the carriers were assumed to be in the center of the channel with a 2D density of n, which can be obtained from Hall measurements. Then, the
The carrier mobility ðlÞ can be determined using the Matthiessen's rule
where l phonon is the mobility limited by semiconductor phonon scattering ($12 000 cm 2 /V s at 300 K (Ref. 15) ) and l coulomb is the mobility limited by coulomb scattering from interfacial charges. l coulomb can be obtained by the following steps based on the established methods. [16] [17] [18] [19] l coulomb correlates with the transport relaxation time in the following form:
where m Ã is the effective mass of the electrons and hsi is the mean transport relaxation time, which can be obtained from
where f is the room temperature Fermi-Dirac distribution function, E is the electron energy, and sðEÞ is the transport relaxation time. Using the Born approximation, the transport relaxation time sðEÞ is given by where NðzÞ is given by N c it dðz À dÞ, uðk Àk 0 ; zÞ is the screened scattering potential dependent on the separation d as well as the carrier density n, the angle hkk 0 is the scattering angle, and E k is the 2D carrier energy for wave vectork. uðk Àk 0 ; zÞ can be calculated within the random phase approximation, which is detailed in Ref. 19. According to the above model, coulomb scattering depends on the separation d between interfacial defects and carriers, the density of charged interfacial traps N c it , and the carrier density n. In our previous paper, 9 we studied the dependence of channel mobility on the barrier layer thickness t barrier by both experiments and modeling, where the experimental results showed a good agreement with the model. In this work, Al 2 O 3 was deposited in CVD mode to improve the N c it and a higher channel mobility was demonstrated. A gate bias was applied to vary the carrier density n, and the effect of n on channel mobility was then studied.
We . Fig. 2 also shows that with a separation of 11.5 nm and a carrier density of 1.5 Â 10 12 cm
À2
, an interfacial charged defect density lower than 2.3 Â 10 13 cm À2 is required to render the effects of coulomb scattering inconsequential as compared to phonon scattering effects.
According to the mobility model, coulomb scattering is dependent on the carrier density, because carriers significantly screen the electric field of the interfacial charges and therefore change the effective potential in the channel. We intentionally changed the carrier density by applying a gate bias and the effect of carrier density on the mobility was then studied. As shown in Fig. 3(a) , by applying gate voltages from À1.5 V to 3 V, we were able to tune the carrier density from 1.2 Â 10 12 cm À2 to 3.2 Â 10 12 cm
. Fig. 3 (b) is a plot of the mobility versus the carrier density for an FIG. 2 . Channel electron mobility versus the charged interfacial defect density. The blue "^" symbol and the green "~" symbol indicate the measured mobility for structure with CVD Al 2 O 3 /In 0.53 Ga 0.47 As interface and ALD Al 2 O 3 /In 0.53 Ga 0.47 As interface, respectively. The magenta "" symbols indicate the mobility limited by coulomb scattering, the red "n" symbols indicate the mobility limited by phonon scattering, and the black "þ" symbols indicate the simulated final mobility. In the model, t barrier was set as 4 nm (the barrier thickness determined by the epitaxial structure), n was set as 1.5 Â 10 12 cm À2 based on the Hall measurement data, and N c it was extracted by fitting the modeling data. , the mobility increases with increasing carrier density; when the carrier density is greater than 2.7 Â 10 12 cm
, the mobility starts to decrease with increasing carrier density.
The phenomena can be explained by the coulomb scattering in the model. Applying a gate voltage changes the carrier density as shown in Fig. 3(a) , meanwhile, the gate voltage also shifts the position of the carriers, which leads to a change of the separation between the interfacial charges and the carriers. Sweeping the gate voltage from À1.5 V to 3 V, when the carrier density is less than 2.7 Â 10 12 cm
, the effect of the increase of carrier density with increasing gate voltage dominates and the mobility increases; when the carrier density is larger than 2.7 Â 10 12 cm
, the carrier density starts to saturate with increasing gate voltage, and the effect of the decrease of the separation between the interfacial charges and the carriers dominates, which leads to the decrease of the mobility.
Based on the experimental results, we find that the mobility increases with increasing barrier thickness, 9 decreasing interfacial charge density and increasing carrier density. The mobility model developed in this work quantifies the effects of these three factors on the channel mobility of In 0.53 Ga 0.47 As quantum-well MOSFET structures as shown in Fig. 4 ), a quantum-well (buried channel) structure is needed to give higher channel mobility than that of Si MOSFET. From that perspective, fundamental advances in dielectric/III-V interfaces will be required for III-V MOSFETs to compete with Si MOSFET performance. From a III-V device perspective, these insulating-gate devices may offer promise as insulating-gate high electron mobility transistors (HEMTs). A conventional HEMT incorporates a metal gate directly on the semiconductor, and therefore, such devices have high gate current. Our results show that it may be possible to design an insulating-gate HEMT with good current drive and and low gate leakage.
IV. CONCLUSION
In this work, we improved the channel electron mobility of In 0.53 Ga 0.47 As quantum-well MOSFET structures by using CVD Al 2 O 3 as the gate dielectric. This demonstrated that the gate dielectric/semiconductor interface quality is a very important factor to determine the mobility of a MOSFET structure. The channel mobility versus carrier density was then studied by applying a gate bias and a peak mobility of 9243 cm 2 /V s at carrier density of 2.7 Â 10 12 cm À2 was demonstrated for an In 0.53 Ga 0.47 As MOSFET structure with a 4 nm In 0.53 Ga 0.47 As-In 0.52 Al 0.48 As barrier. A mobility model based on internal phonon scattering and interfacial defect coulomb scattering was developed to quantify the effects of charged interfacial defect density, carrier density, and the separation between defects and carriers on the channel mobility of In 0.53 Ga 0.47 As MOSFET structures. According to the model, when the charged interfacial defect density is higher than 10 12 cm À2 , quantumwell (buried channel) structures are needed to give higher channel mobility than that of Si MOSFET. We conclude that III-V MOSFETs will require significant fundamental advances in dielectric/III-V interfaces to compete with Si MOSFETs. However, our results suggest that an insulatinggate HEMT may have unique performance characteristics for some applications when competing with conventional Schottky-gate HEMTs.
